Publication:

Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients

Date

Loading...
Thumbnail Image

Abstract

Description

Statistics

Views

1933 since deposited on 2021-10-14
1last month
1last week
Acq. date: 2026-10-13

Citations

Statistics

Views

1933 since deposited on 2021-10-14
1last month
1last week
Acq. date: 2026-10-13

Citations