Publication:

A 6fJ/step, 5.5ps time-to-digital converter for a digital PLL in 40nm digital LP CMOS

Date

Loading...
Thumbnail Image

Abstract

Description

Statistics

Views

1900 since deposited on 2021-10-18
4last month
1last week
Acq. date: 2026-08-17

Citations

Statistics

Views

1900 since deposited on 2021-10-18
4last month
1last week
Acq. date: 2026-08-17

Citations