Publication:

A 0.8V, 113nW Single-BJT Sub-BGR Using an nMOS PTAT Amplifier at 0.9V Supply

 
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.department#PLACEHOLDER_PARENT_METADATA_VALUE#
cris.virtual.orcid0000-0002-5497-7103
cris.virtual.orcid0000-0003-4200-0001
cris.virtual.orcid0000-0001-7949-6069
cris.virtual.orcid0000-0001-7179-0343
cris.virtual.orcid0000-0001-9900-528X
cris.virtualsource.department5e3a1e00-4f39-467e-805b-cfa1d369a368
cris.virtualsource.department061aa94e-9a35-494d-a68e-50b157d00dd3
cris.virtualsource.department4349d0eb-da53-47e6-a71c-438d56f3cd1c
cris.virtualsource.departmente860cb50-1c74-4b71-a43e-28c38c47381d
cris.virtualsource.departmenta76786e4-4d8d-43ef-9c97-3605ed22cb05
cris.virtualsource.orcid5e3a1e00-4f39-467e-805b-cfa1d369a368
cris.virtualsource.orcid061aa94e-9a35-494d-a68e-50b157d00dd3
cris.virtualsource.orcid4349d0eb-da53-47e6-a71c-438d56f3cd1c
cris.virtualsource.orcide860cb50-1c74-4b71-a43e-28c38c47381d
cris.virtualsource.orcida76786e4-4d8d-43ef-9c97-3605ed22cb05
dc.contributor.authorAymerich, Joan
dc.contributor.authorSawigun, Chutham
dc.contributor.authorKahraman, Burak
dc.contributor.authorCisneros Fernandez, Jose
dc.contributor.authorYang, Xiaolin
dc.contributor.authorMora Lopez, Carolina
dc.date.accessioned2026-05-28T08:36:33Z
dc.date.available2026-05-28T08:36:33Z
dc.date.createdwos2026-02-10
dc.date.issued2025
dc.description.abstractThis paper introduces a novel sub-bandgap reference (sub-BGR) architecture that combines a single-BJT branch with a PTAT-embedded amplifier featuring an nMOS input stage. This sub-BGR design ensures temperature compensation and line regulation via a straightforward feedback loop, thereby eliminating the need for compensation capacitors, startup circuits, or trimming. Fabricated in a 55-nm CMOS technology, our sub-BGR demonstrates a temperature coefficient of 78.3ppm/◦C with a 0.9V supply, and maintains a line regulation of 0.153%/V across a voltage range of 0.9V to 1.2V, as evidence by measurements from ten chips. Additionally, it achieves a power supply rejection (PSR) ratio of -67dB at 10Hz, while supporting the addition of capacitive loads for further PSR enhancement. Notably, it occupies the smallest area (0.0144mm2) compared to similar sub-BGR designs.
dc.identifier.doi10.1109/iscas56072.2025.11043925
dc.identifier.isbn979-8-3503-5684-7
dc.identifier.issn0271-4302
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/59455
dc.language.isoeng
dc.provenance.editstepusergreet.vanhoof@imec.be
dc.publisherIEEE
dc.source.conferenceIEEE International Symposium on Circuits and Systems (ISCAS)
dc.source.conferencedate2025-05-25
dc.source.conferencelocationLondon
dc.source.journal2025 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS
dc.source.numberofpages4
dc.subject.keywordsBANDGAP
dc.title

A 0.8V, 113nW Single-BJT Sub-BGR Using an nMOS PTAT Amplifier at 0.9V Supply

dc.typeProceedings paper
dspace.entity.typePublication
imec.internal.crawledAt2026-04-07
imec.internal.sourcecrawler
imec.internal.wosCreatedAt2026-04-07
Files
Publication available in collections: