Bilayer graphene tunneling-FET for sub-0.2 V digital CMOS logic applications

Publication:

2014

Journal article

Author(s)

;

;

;

;

;

;

;

IEEE Electron Device Letters

2010 since deposited on 2021-10-22

4last month

Acq. date: 2026-10-12