Optimization of polysilicon encapsulated LOCOS for 0.25 micron CMOS: correlation between cavity dimensions, mechanical stress, and gate oxide integrity