3D IO interface design between memory and logic dies on TSV interconnects

Publication:

2009

Proceedings Paper

Author(s)

Facchini, Marco

;

Marchal, Pol

;

2001 since deposited on 2021-10-17

2last month

Acq. date: 2026-05-31